

**SYSTEM AND METHOD FOR INSTRUCTION MEMORY STORAGE AND  
PROCESSING BASED ON BACKWARDS BRANCH CONTROL  
INFORMATION**

**5    FIELD OF THE INVENTION**

This invention relates to a microprocessor architecture, and more specifically, to an instruction fetch processing and storage in the microprocessor architecture.

**BACKGROUND OF THE INVENTION**

- A memory subsystem has always been a major component in microprocessors.
- 10    This contributes to both performance and energy consumption in microprocessors. Various memory structures in microprocessors, such as the register file and primary memory, while contributing positively towards bridging data latency and bandwidth gaps, consume a significant amount of energy. This energy consumption by memory structures is disproportionate, relative to other microprocessor components. In particular, the
- 15    energy consumption in a memory subsystem due to instruction references is typically higher than those of data references. A typical dynamic instruction to data reference mix for the typical commercial reduced instruction set computing (RISC) industry standard architecture (ISA) is about three to one. Hence, reducing an instruction fetch energy can be critical to reducing the total energy consumed by the microprocessor.
- 20    Many emerging software applications, especially in a digital signal processing and embedded space, are loopy and/or loopy-nested in nature and are characterized by spending a large fraction of their execution times on small to medium sized program loops. Specifically, traditional embedded software applications, such as paging, fax, and gaming, as well as traditional floating-point applications, exhibit this behavior and the
- 25    base of such software applications is growing.

The instruction fetch energy for these software applications can be reduced by using a small instruction buffer, often referred to as a loop buffer, to capture and manage repetitive loop streams. The loop buffer can be built out of fast, low power, loosely dense

memory arrays. When instructions are captured and repetitively handled through such loop buffer, the larger primary instruction memory unit can be shutdown, leading to substantial savings in dynamic power dissipation.

The control and operation of such a loop buffer can be handled statically or  
 5 dynamically through the aid of software or hardware techniques. Software approaches via the compiler, normally require profile-driven tasks to identify loop ranges of a program code and a timing of when to capture instructions into the loop buffer. Software directed approaches, and even hardware approaches, that rely on static decisions for a-priori code placement in the loop buffer before program execution, are limited in their  
 10 applications and ability to reduce the fetch energy. Besides, there are issues having to do with legacy code applications that will negatively impact a new computer processor's ability to be effectively backwards compatible with a computer processor line.

The hardware technique that dynamically adjusts to program execution behavior for detecting and managing loop constructs is more portable and can see more appropriate  
 15 applications. Such hardware technique requires a mechanism for dynamically identifying, capturing, and managing loops during the program execution.

Identifying loops during program execution can be accomplished in a variety of ways. For some software and hardware approaches special instructions identifying the  
 20 start of a loop can be added to the ISA where detecting one of such instructions in a program will signify a start of the loop. For ISAs with no such special hint instructions, generally, a branch instruction with a backward displacement target may identify a loop where the displacement target address will be the start of the loop. One approach used to identify a loop is to monitor instructions that have been decoded for branch operation  
 25 codes with negative displacement distance. Relying on this operation code monitoring approach is expensive since loop identifications can be delayed a couple of cycles because of the "wait for information" in the decode stage.

Understanding loops and loop formations is necessary for developing the necessary approach in identifying them. Figure 1a illustrates a backwards branch instruction target used to identify a loop. For an ISA machine that executes two delayed slots following a branch, the “bct” loop body 20 in this example consists of 13 instructions  $I_0$  to  $I_{12}$ , because the execution flow will result in instructions  $I_{11}$  and  $I_{12}$  as part of the loop. The instruction  $I_0$ , labeled “Loop\_Start” and the instruction  $I_{12}$ , labeled “Loop\_End”, can be taken to define the range parameters of the “bct” loop body. For the ISA machine which does not implement delayed slots, the “bct” loop body consists of only 11 instructions, with Loop\_Start being instruction  $I_0$  and Loop\_End being instruction  $I_{10}$ , which is the “bct” instruction itself.

There have been numerous attempts at reducing energy consumption in cache memory systems through the use of small instruction buffers placed between an execution pipe and a larger primary cache memory. Such attempts were described by N. Bellas, I. Hajj and C. Polychronopoulos, in "A New Scheme for I-Cache Energy Reduction In High-Performance Processors," Power Driven Microarchitecture Workshop, held in conjunction with ISCA 98, Barcelona, Spain, June 28th 1998; K. Ghose and M. B. Kamble, in "Energy Efficient Cache Organizations for Superscalar Processors," Power Driven Microarchitecture Workshop, held in conjunction with ISCA 98, Barcelona, Spain, June 28th 1998; J. Kin, M. Gupta and W. Mangione-Smith, "The Filter Cache: An Energy Efficient Memory Structure," Proc. Int'l Symposium on Microarchitecture, pp. 184-193, December, 1997; and C. Su, A. M. Despain, in "Cache Design Tradeoffs for Power and Performance Optimization: A Case Study," Proc. Int'l Symposium on Low Power Design, pp. 63-68, 1995.

Energy consumption can be minimized by not accessing the primary cache memory if the requested instructions are found in the instruction buffer. Using this general approach, however, may incur processor cycle penalties due to the instruction buffer misses. Even in situations where the primary memory is operated in the same cycle, only if there is a buffer miss, the approach stands to work at the expense of longer

cycle times. These approaches fail to explicitly capture frequently and repetitively executed loops.

Lee et al. identified this problem and proposed a dynamically controlled hardware loop cache solution. See L.H. Lee, W. Moyer and J. Arends, "Instruction Fetch Energy  
 5 Reduction Using Loop Caches for Embedded Applications with Small Tight Loops,"  
 Proc. Int'l Symp on Low Power Design, 1999; and L. H. Lee, J. Scott, W. Moyer and J.  
 Arends, US Patent Pending, "Data Processor System". In that solution, a loop cache  
 controller fills the cache after detecting a simple loop defined as any short backwards  
 branch instruction. The approach monitors a decoded instruction stream for branch  
 10 instructions that have short target displacements. The fill occurs by copying the dynamic  
 instruction stream into the loop cache. Once the fill is complete and the short backwards  
 branch is taken again, the loop cache controller seamlessly switches instruction fetching  
 to the loop cache, thereby logically shutting down the primary cache memory unit. The  
 controller conservatively aborts the fill or exits the loop cache fetching if a jump is taken  
 15 within the loop, since a taken jump means the entire loop may not be filled or the system  
 is actually leaving the loop. The loop cache controller uses a simple wraparound counter  
 for indexing into the cache and requires no tag.

While the loop cache solution reduces the average instruction fetch power, it  
 suffers from some serious limitations. Some of the issues causing these limitations  
 20 include the following:

- Some loops are not formed by a single backwards branch, in fact, loops may consist  
 of several backwards branches, some pointing to the loop start.
- Many loops contain internal branches like the "If-Then-Else" construct.
- The loop cache controller is not capable of capturing and handling multiple nested  
 25 loops of any order.
- The loop cache approach is only able to capture loops that fit fully in the loop cache.
- Any loop that is structurally longer than the size of the loop cache cannot be captured.

## SUMMARY OF THE INVENTION

It is therefore an aspect of the present invention to provide an improved system and method for managing instruction buffers.

It is another aspect of the present invention to provide an improved system and  
5 method for managing instruction buffers by identifying and storing nested loops.

It is yet another aspect of the present invention to provide an improved system and method for managing instruction buffers by identifying and storing nested loops including straight-line code, "If-Then-Else" construct, and exit conditions.

It is a further aspect of the present invention to provide an improved system and  
10 method for managing instruction buffers by identifying and storing simple loop bodies and nested loops with arbitrary flow control, e.g. "If-Then-Else".

It is still another aspect of the present invention to provide an improved system and method for managing instruction buffers for power reduction in microprocessors.

To achieve these and other aspects, there is provided a system for instruction  
15 memory storage and processing in a computing device having a processor. The system is based on backwards branch control information and comprises a dynamic loop buffer (DLB) which is a tagless array of data organized as a direct-mapped structure; a DLB controller having a primary memory unit partitioned into a plurality of banks for controlling the state of the instruction memory storage system and accepting a program  
20 counter address as an input. The DLB controller outputs distinct signals. The primary memory unit may be made of static random access memory (SRAM) or dynamic random access memory (DRAM) where as the DLB is made of energy efficient material, for example, growable register arrays.

The system further comprises an address register located in the memory of the  
25 computing device, it is a staging register for the program counter address and an instruction fetch process that takes two cycles of the processor clock; and a bank select

unit for serving as a program counter address decoder to accept the program counter address and to output a bank enable signal for selecting a bank in a primary memory unit, and a decoded address for access within the selected bank.

Additional elements of the inventive system include a first multiplexor for  
 5 selecting amongst a plurality of banks of the primary memory unit; a second multiplexor for selecting between the DLB and the primary memory unit output; a latch for staging the data; and a data-out register located in the main memory of the computing device which receives instruction data for the processor at the decode stage.

### **BRIEF DESCRIPTION OF THE FIGURES**

10 The foregoing and other objects, aspects, and advantages will be better understood from the following non-limiting detailed description of preferred embodiments of the invention with reference to the drawings that include the following:

Figures 1a is a program of instructions showing an example of straight backward loop;

15 Figures 1b is flow diagram of an exemplary nested backward loop;

Figure 2a is a block diagram of a flat memory structure incorporating a dynamic loop buffer (DLB) and its control of the present invention;

Figure 2b is a state diagram of a preferred embodiment of the DLB structure of the present invention;

20 Figure 3a is a state diagram of a preferred embodiment of the DLB controller of the present invention

Figure 3b is a transition table of a preferred embodiment of the DLB controller of Figure 3; and

Figure 4 is a state transition flow chart of the preferred embodiment of the DLB controller of Figures 3a and 3b.

## DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, preferred embodiments of the present invention will be described  
5 with reference to the accompanying drawings. In the following description of the present invention, a detailed description of known functions and configurations incorporated herein will be omitted when it may make the subject matter of the present invention rather unclear.

In reducing energy consumption of a fetch instruction in microprocessor systems  
10 executing instructions in a loop, the invention uses a small instruction buffer called the dynamic loop buffer (DLB) and a supporting DLB controller. The DLB has no address tag and its contents and capacity are monitored and managed by the DLB controller. The DLB is placed in parallel with a primary instruction memory unit not in a data path. During each cycle, instructions are either supplied from the DLB or the primary memory  
15 unit to a microprocessor execution core. For each instruction request only one of two memory units is accessed while the other is shut off. This solution works for both a digital signal processing microprocessor, which uses no cache, as well as a fully pipelined microprocessor using a cache system.

The inventive use of the DLB relies on the definition, detection, and classification  
20 of a special class of backwards branch control instructions. In a general situation, all backward branch control types identified in a program can be used to trigger the DLB. In a more specialized situation, however, specific backward branch instruction types can be used to trigger the use of the DLB. The decision to choose between the general and specialized approach becomes a trade-off between desired power savings and acceptable  
25 DLB control hardware complexity.

Generally, this solution depends on monitoring capabilities of the DLB controller. On the system startup, all instruction fetch requests are made to the primary memory unit.

The DLB controller monitors the instruction data sent from the primary memory unit to the microprocessor core memory. When a specific backward branch is detected and found to be taken, the DLB controller enters a FILL state. Loop identification occurs by examining a current program counter address (pc-address) against that of a previous pc-  
 5 address and realizing that the current pc-address is less than the previous pc-address. In the FILL state, a copy of each data being sent from the primary memory unit to the microprocessor core is saved in the DLB. When the backward branch is found to be subsequently retaken, the DLB controller system enters an ACTIVE state. When in the ACTIVE state, the primary memory unit is logically shut down and all instruction  
 10 requests are accessed from the dynamic loop buffer. When the loop exits sequentially or there is a branch taken with a target outside the scope of the loop body range, the DLB control exits the ACTIVE state and subsequent instruction requests are made to the primary memory unit.

The process of utilizing backward branch control information and a small  
 15 instruction loop buffer to dynamically detect and manage frequently used loop instructions can reduce instruction fetch requests to the primary memory unit which in turn leads to lower dynamic power consumption, with no performance degradation. The present invention has the unique advantage of being able to capture different styles of nested loops, thereby contributing to a higher usage of the dynamic loop buffer. Also, the  
 20 invention enjoys the flexibility of either being centrally located next to the primary memory unit or being separately located on the microprocessor core while the primary memory unit is located on a different chip as can be done with a microprocessor utilizing a flat memory.

Loops can generally be of various complexities and varieties, including simple  
 25 straight loops, e.g., shown in Figure 1a, and nested loops, in which case one or more loops may be embedded in a larger loop. Figure 1b illustrates a nested loop where two simple straight loops a and b are embedded in a bigger outer loop c. A major advantage of the DLB controller is found in its ability to capture and handle both straight and nested loops of varying kinds. Figure 1b shows an outer dlb-nested loop c 100 engulfing two



inner loops a 101 and b 102. While the DLB controller is capable of capturing the bigger dlb-nested loop c 100, including both loops a 101 and b 102, the loop cache controller may at best capture only the inner loops a 101 and b 102, one at a time. Based on the sequence that the loops are accessed, this can lead to significant loop cache thrashing.

- 5 The DLB controller allows for portions of a loop that is longer than the buffer to be captured and handled while sourcing off the overflows from the primary memory unit. Unlike the loop cache, the DLB controller keeps the state history and when a loop is exited and revisited, while the contents of the loop are still in the buffer, the system immediately traps into the ACTIVE state instead of reloading that data again.

- 10 A major advantage of the present invention is in the DLB controller's ability to capture and handle straight and nested loops of varying kinds. While the best most existing schemes can do is to take turns capturing the inner loops, a and b, one at a time, the DLB controller is capable of capturing the bigger dlb-nested loop c 100 with both loops a 101 and b 102 included.

- 15 In one embodiment, illustrated in Figure 2a, the present invention is shown as part of a flat memory system decoupled from the microprocessor core. The system incorporates a DLB 202 and a DLB controller 201 with a primary memory unit, not shown. The primary memory unit, assumed to be big and relatively not energy efficient with regard to the DLB, may be built of static random access memory (SRAMs) or  
20 dynamic random access memory (DRAMs) as needed. The DLB is assumed to be built out of energy efficient growable register arrays (GRAs) or ordinary register array cells, which are comparatively energy efficient.

The flat memory system of Figure 2a includes the following components:

- 25 1) An address register 200 located in the microprocessor core memory. The address register 200 is a staging register for the pc-address.
- 2) The DLB controller 201 controls the state of the memory system, accepts pc-addresses as an input, and outputs distinct signals including:
- a. mem enable - enable/disable access for the primary memory unit;

- b. DLB-index - decoded address to access the DLB,
  - c. Rd - enable/disable reading from the DLB,
  - d. Wr - enable/disable writing to the DLB, and
  - e. Mux-select - signal to multiplexor 205 to perform selection.
- 5 3) A bank select unit 203 serves as a pc-address decoder that accepts the pc-address and outputs a bank enable signal, for selecting a bank in the primary memory unit, and a decoded address for access within the selected bank.
- 4) The DLB 202, it accepts three input signals and includes one read or write port.
- 5) A primary memory unit 204 divided into four banks.
- 10 6) A multiplexor 205 for selecting amongst the banks of primary memory unit 204.
- 7) A multiplexor 206 for selecting between the DLB and the primary memory unit output.
- 8) A latch 207 for staging the data.
- 9) A data-out register 208, located in the core memory, receives the instruction data at
- 15 the decode stage for the microprocessor.

The instruction fetch process takes two processor cycles 209, measured from a valid pc-address latched from address register 200 to valid data, for example, long instruction word (LIW) 8 bytes in length, latched into the data-out register 208. At the rising edge of every clock cycle, pc-address is latched to the DLB Controller 201 and

20 bank select 203 from address register 200. During the first half of the clock cycle, the DLB controller 201 and the bank select unit 203 process and compute signals for the data access. On the falling edge of the clock, signals are latched at the DLB 202 and at the primary memory unit 204. The data access process is expected to take one clock cycle to complete and output data in the data register 207. At the falling edge of the clock, data

from the data register 207 is latched to the data-out 208 and to the DLB 202 for storing if the system is in the FILL state.

A DLB is a tagless array of data organized as a direct-mapped structure. Each entry contains a unit of instruction packet. For example, in a 32-bit PowerPC  
 5 microprocessor, an instruction packet is a 32 bit, 4 byte data. In a DSP system, a unit of instruction data is a 64 bit, 8 byte LIW data. Figure 2b illustrates an n-entry, 8n bytes, DLB 503 being accessed with an instruction address, a [31:0] 500. The buffer array is indexed by using index (A), which is generated by the DLB controller 201 (Figure 2a).

Figure 3a illustrates a state diagram of the DLB controller in one of four states.  
 10 The states are IDLE, FILL, ACTIVE, and OVERFLOW. IDLE, FILL and ACTIVE are primary states, OVERFLOW is an auxiliary state that ensures that whenever there are loops that are longer than the size of the buffer, the portions that fit in the buffer can be handled from the buffer and the non-fitting part are handled from the primary memory unit.

15 Transition from one state to another by various edge events is illustrated in Figure 3a, while Figure 3b shows a table listing state transitions and conditions allowing these transitions. The DLB controller initially starts off in the IDLE state. It enters a FILL state via a transition path 1 upon detecting a backward branch in the instruction stream and the backward branch is later found to be taken. Detecting a backward branch can be  
 20 done in one of two ways:

- 1) for the general backward branch case, the DLB controller compares the current pc address against the immediate previous pc address. If the current pc address is less than the previous pc address then a backward branch control has occurred; and
- 2) in the more special case, the controller monitors for the specific branch control types  
 25 by decoding and examining the instruction data packets being sent off to the microprocessor core.

When a new backward branch loop is detected, the DLB controller sets the start of the loop, Loop\_Start  $I_0$  (Figure 1a), and the end of the loop, Loop\_end  $I_{12}$  (Figure 1a).

When in the FILL state, a copy of the instruction packets fetched from the primary memory unit is written into the dynamic loop buffer. When a loop buffer entry is written, its valid bit is set to assert its validity. When the triggering backward branch or a backward branch within the filled up or valid portion of the loop is found to be taken, the system enters the ACTIVE state via a transition path 4. When in the FILL state, a couple of transitions will send the system back into the IDLE state via a transition path 2a, the triggering backward branch falls through or a branch to outside of the declared loop range. If, however, the dynamic loop buffer fills up and there is no change of flow (COF), the system enters the OVERFLOW state via a transition path 6a.

10 In the ACTIVE state, instruction fetches are presented only to the DLB. If the triggering backward branch is not taken or another change of flow branch is taken outside the loop range, the system enters the IDLE state via a transition path 2b. If, however, the triggering backward branch was within the loop branch, then not retaking the branch returns the system to the FILL state via a transition path 5, if the buffer is not full, or the  
15 OVERFLOW state via a transition path 6b, if the buffer is full, to continue refilling. Since the controller allows for internal forward jumps within the declared loop range during filling, when in the ACTIVE state the system can possibly hit an entry, which is not filled, i.e. its entry is invalid. In such a case, the controller returns into the FILL state via the transition path 5 and refills such entry. If the end of the buffer is reached while  
20 there is no COF and Loop\_End  $I_{12}$  (Figure 1a) is not reached, the system enters the OVERFLOW state via a transition path 6b.

In the OVERFLOW state, instruction data packets are read from the primary memory unit and no data is written into the dynamic loop buffer. From the OVERFLOW state, a jump and/or a branch to outside of the declared loop range will return the system  
25 to the IDLE state via a transition path 2c. If the triggering backward branch is taken, the system will return to the ACTIVE state via the transition path 7. If a backward branch within the loop is taken and the corresponding data is within the buffer range, the system goes into the ACTIVE state via the transition path 7, if the entry is valid, or the FILL state via a transition path 8, if the entry is invalid.

In the IDLE state, instruction data packets are accessed from the primary memory unit. If a new backward branch is detected, the system enters the FILL state via the transition path 1. If the last loop captured in the dynamic loop buffer is revisited, the DLB controller moves into ACTIVE state via a transition path 3.

5        When the system is in any of the four states, and there is no COF, waiting paths 9a for IDLE, 9b for FILL, 9C for OVERFLOW, and 10 for ACTIVE state are taken. For the ACTIVE state, path 10 is also taken when the entry is valid. A table organized by the number of paths taken from state to state, lists the direction of the path, e.g., I-F or IDLE to FILL and the condition for which the path is taken, is presented in Figure 3b.

10       A flowchart of state transitions of the DLB controller is shown in Figure 4. From its initial IDLE state S30 the DLB controller enters step S32 and determines if a back branch was taken. If the determination is positive, then the DLB controller enters the FILL state step S40, otherwise, it enters step S34 and determines if an unfilled entry was hit. If the determination is positive, then the DLB controller enters the FILL state step  
15    S40, otherwise, it enters step S36 and determines if a filled entry was hit. If the determination is positive, then the DLB controller enters the ACTIVE state step S50, otherwise, it returns to the IDLE state step S30.

From the FILL state S40 the DLB controller enters step S42 and determines if an address is out of range. If the determination is positive, then the DLB controller returns  
20    to the IDLE state step S30, otherwise, it enters step S44 and determines if an filled entry was hit. If the determination is positive, then the DLB controller enters the ACTIVE state step S50, otherwise, it enters step S46 and determines if an offset is greater than a physical address. If the determination is positive, then the DLB controller enters the OVERFLOW state step S60, otherwise, it returns to the FILL state step S40.

25       From the ACTIVE state S50 the DLB controller enters step S52 and determines if the address is out of range. If the determination is positive, then the DLB controller returns to the IDLE state step S30, otherwise, it enters step S54 and determines if an unfilled entry was hit. If the determination is positive, then the DLB controller enters the

FILL state step S40, otherwise, it enters step S56 and determines if the offset is greater than the physical address. If the determination is positive, then the DLB controller enters the OVERFLOW state step S60, otherwise, it returns to the ACTIVE state step S50.

From the OVERFLOW state S60 the DLB controller enters step S62 and  
5 determines if an unfilled entry was hit. If the determination is positive, then the DLB controller returns to the FILL state step S40, otherwise, it enters step S64 and determines if a filled entry was hit. If the determination is positive, then the DLB controller returns to the ACTIVE state step S50, otherwise, it returns to the OVERFLOW state step S60.

Even though the described embodiment has been presented as part of a flat  
10 memory system, this invention maps equally well in a system that incorporates a level one cache memory. Those skilled in the art can, without undue experimentation, extend this invention to a cache system. The level one cache memory becomes the primary memory unit and the DLB controller can be absorbed as part of the primary cache controller, where it is put first in series with the cache lookup. In that scenario, the DLB  
15 controller is probed first for an access to the loop buffer before a tag lookup in the cache is allowed to go forward.

What has been described herein is merely illustrative of the application of the principles of the present invention. For example, the functions described above and implemented as the best mode for operating the present invention are for illustration  
20 purposes only. Other arrangements and methods may be implemented by those skilled in the art without departing from the scope and spirit of this invention.